The translation of perfonnance achievable 011 silicon to the system level requires the intervention of a high perforxilance packaging technology. In high performance systems, the package is more than a mere provider of interconnections. mechanical support and protection. The package can and will actively influence the performance of the circuit and the: system. With the lead times for introducing new products continuously getting reduced, it is necessaly to manage the interface between the fiinctional design and the package design at the board level. To manage this interface effectively, the electronics hardware designer needs to have a good appreciation of different aspects ofpackaging. This paper presents the case for a core course to the student!; of electrical and electrooic engineering programme. Detiiled syllabus, lecture plans and laboratory exercises related to the proposed course are presented. It is also suggested that a course of this nature should be created for web based instniction
Introduction
Computer, telecoinmunicatioii, autoniotive and consiiiiier electronic products iire undergoitig dramatic changes. The new generation electronic products are characterized by very low-cost, large volumes. portability, very high performance and diverse functionalities. While semiconductor technology has been the main driving force in bringing about these changes, the perfonnance gains achievable at silicon level, cannot be realized without corresponding developinelits in electronic packaging technology. Single chip packaging has evolved. during the last three decades, from DIPhirebond, QFP and SMT to BGA. The packaging of passive components also kept pace with these evolutions. Multichip packaging is norinally done throngh ceramic, thio film and printed wiring board technologies. The cost per I/O connection being the best with printed wiring board technology, it is the best candidate for the nest generation electronic products. Packaging Research Centre of Georgia Tech, USA, proposes a tecl~~iical vision for the prinled wiring board technology, kriown as Single Level Integrated Module (SLIM) technology, that can offer a vely high silicon efficiency at the board level while drastically reducing tile cost of interconnections.
Electronic packa.ging inay be defined as the engineering and art of providing siiigal and power connections to the active conipoents of an electronic circuit, aod protecting that circuit adequately from the environment. The electronic packaging my be viewed at three levels: chip, board and syslem. The materials, components. manufacturing technologies, and design considerations are very different at different levels of packaging. There has been a proliferation of packaging technologies and packages in the last few years.
Each one of thein provide a different cost-performance optimization.
Consequently packaging design is fast emerging as an important and distinct activity in electronics. At present the perforinance of an electronic product is as good as its packaging design and the packaging technology used. Electronic packaging is a highly multidisciplinary activity that integrates materials, electrical, thermal, reliability, and manufacturing aspects There is certainly a case for evolving both undergraduate and graduate programmes in electronic packaging. Packaging design is concerned with the electrical and thermal design of an electronic product in the context of a manufacturing technology chosen. It would greatly help the development of a new slate-of-the-art electronic product, if the electronic (functional) designer has an appreciation of the packaging aspects, and is able to integrate the packaging coilsiderations into his functional design and to effectively interface with the packaging &signer.
This paper presents a course on electronic packaging for students of electrical and electronic engineering, that can be offered either at senior undergraduate or graduate level. The design of the proposed course is based on twenty five years of experience with the graduate programme on Electronics Desigli and Technology offered at CEDT (Centre for Electronics Design and Technology) of Indian Institute of Science, Bangalore, India. This graduate programme offers separate courses on Interconnection Technology and Design, and Mechanical Packaging of Electronic Systems. These courses were mainly aimed at board and system level packaging aspects. These two courses were further supported by a course on Electromagnetic Compatibility and a course on Reliability. The proposed course "Introduction to Electronic Packaging" has focus on the board level packaging. Tlus course, while sensitizing the students to the packaging aspects of electroiiic products, and providing limited packaging design capabilities is also expected to enthuse some of the students to plan for a career in electronic packaging.
Structure of the Course
The development of an electronic product in the present context is a highly multidisciplinary activity. There are industrial design, packaging, reliability, nianufacturing and marketing dimensions to a product besides the functional (hardware and software) dimension. With the time to introduce new products continuously reducing in the global scenario, it is necessary that all the dimensions of the products can be effectively and efficiently addressed. With the packaging technology playing a central role in the present day products, it is necessary for an electronic engineer to have adequate knowledge of the packaging design and technology.
An undergraduate prograinme in electronics may not have scope for introducing more than one conrse in packaging into its core. In such situation. what should be focns and scope of that course on electrouics packaging? Electronic packaging issues, as menlioned earlier, need to be addressed at three levels of hierarchy, naiuuely Chip, Board and System. An electronics hardware engineer is often concerned with the design and development of electronic products. He is concerned with functional design using readily available ICs and/or ASICs and FPGAs in some standard packages, and is done predominantly at the board level, On some occasions he is also concerned with the integration of the boards into a product. An electronics hardware designer will be able to relate more to the board and system level packaging than to the chip level packaging. Therefore, the first on electronic packaging should have the board as its focus, with some familiarization with the packaging issues at the system level.
The printed wiring board has thoroughly changed its character over the years. Packaging design, besides knowledge of manufacturing processes, electrical engineering aspects of signal and power interconnections, and principles of beat transfer, requires familiarity with a large quantity of data related to materials, packages, testing and manufacturing. The students need to internalize a significant of such quantitative data. They need to be familiar with standards, document practices of manufacturing units, and with environmental issues. It is more a candidate in the context of today's miniaturization.
The surface mount devices have come handy for size reduction. The BGAs, Micro-BGAs need to be attached in the flip chip mode. All tbis brings a host of assembly and testing problems. The small size IC packages by virtue of higher technology throw a lot of heat onto the PC board. The bo'uds need newer methods of cooling, better thermal conductivity, matching thermal expansions, higher glass transition temperatures, better co-planarity, lighter weight, better machining ability and so forth. All these considerations are getting shifted to the designer's domain. In additioii to all the above consideration the designer has to be concerned with the translation of his design into a manufacturable item in the context of an identified fabrication facility. This kind of a situation calls for a thorougli insight into the principles of board manufacturing and assembly methodologies. In other words, Design for Matiufacturabilily is no more a wish but a need.
Keeping the needs of an electronic engineer, as identified above, limitation on the core credits available, and the need advantageous if Uie students have a chance to see the video clips on certain manufacturing processes, and pictures of many ineclianical details, properly and improperly assembled boards and components. It is also desirable if the student can get a chance to simulate correct and faulty conditions, and directly see the consequences. The nature of the subject of packaging design and technology. makes it an ideal candidate for web based instruction. Institutions that do not have the required laboratory facilities to give direct experience to students will also be able to offer a course on packaging.
The features of the proposed course on electronic packaging may be summarized as: Modularity 60 hours of instnrctional material 35 laboratory exercises with some on a virtual laboratory based on public domain CAE tools. Web based instructional material supported by hard copy lecture notes Tlie learners of .iliis coiirse are the senior undergraduate and graduate stusdenls of electrical and electronic engineering. They are all expected to have gone through courses like network theory, transmission lines, and analog and digital electronics. They are also expected to be familiar with circuit and dynamic systern simulation using CAE tools.
The topics and their weigtages are listed in the following. Most of the topics divided into two levels. While the first level is considered essential, the instructor is free to choose from the elective topics to make up for the balance of the course. The choice of topics is based on the background of the target audience, namely, electrical and electronic engineering students, and not on the criticality of issues.
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Topic
Level 1 -4 MODULE 2 : Board Manufacture : 4 Hours Description of types of PWBs, subtractive, semi-additive and additive technological routes, plioto tooling, iinaging by screening and phota~lithography, drilling and plating through hole variations, solder masking, legend printing, and surface finishing of boards, multi layer, flexible and 3D board concepts.
MODULE 3 : B,oard Assembly -2 Hours Electronic soldl:rs, flux and its role, hand Soldering of through hole components, coinponent pick and place, hand as well machine assembly methods, soldering of surpace mount components. IR reflow and wave soldering principlcs.
MODULE 4 Electrical Issues -6 hours Identification of issues tbat need to be addressed in the electrical design of packages. Characterization of receivcrs and drivers. Signal distribution in slow speed packages. Modeling of the behavior of interconnection elements at high frequency. Reflections. Design of terminations. Power distribution, AI noise, power supply impedance at high frequency, and AI noise contaimnent. Crosstalk. 
(Level 2)
Modeling of the tliennal behavior of boards and systems.
Case studies in cooling system design.
Laboratory Exercises
Most of the packaging issues can only be appreciated if the student has a chance to work in the laboratory. Unfortunately all Departments niay not want to create elaborate laboratory facilities for just one course. The resources available to students, therefore, will significantly vary. In the contei? of web based instruction, some of tlie experiments may have to be conducted in virtual environment. A total number of 35 exercises are proposed in the following. The instructor can choose a subset of these according to the resources available and his personal preferences. 
Conclusions
There is strong case for offering a course 011 electronic packaging to students of electrical and electronic engineering either at undergraduate or graduate level. The aims of such a course is to sensitise the electronic engineer to various issues of electronic packaging and to enable him to design printed wiring boards of medium complesity. By creating this coiirse in the contest of web based instruction, it can be made accessible to a much wider audience.
